Bareisa, E. (2011) “On Delay Test Generation for Non-scan Sequential Circuits at Functional Level”, Elektronika ir Elektrotechnika, 109(3), pp. 67–70. doi:10.5755/j01.eee.109.3.173.