“Sizing Analog Integrated Circuits by Current-Branches-Bias Assignments with Heuristics” (2013) Elektronika ir Elektrotechnika, 19(10), pp. 81–86. doi:10.5755/j01.eee.19.10.2464.