Kašauskas, V., R. Anilionis, and D. Eidukas. 2010. “Simulation of the MOS Transistors Structures Channel Technological Problems”. Elektronika Ir Elektrotechnika 106 (10):139-42. https://eejournal.ktu.lt/index.php/elt/article/view/9144.