Jasonis, V., D. Poviliauskas, and A. Marcinkevičius. 2007. “Simulation of the Integrated Signal Folding Circuit With P–Spice”. Elektronika Ir Elektrotechnika 73 (1):37-40. https://eejournal.ktu.lt/index.php/elt/article/view/10327.