Marcinkevičius, A. J., V. Jasonis, and D. Poviliauskas. 2007. “Signal Simulation in Folding and Interpolating Integrated ADC”. Elektronika Ir Elektrotechnika 77 (5):29-32. https://eejournal.ktu.lt/index.php/elt/article/view/10733.