Keršys, T., R. Anilionis, and D. Eidukas. 2007. “Simulation of Stress Distribution in the Silicon Substrate”. Elektronika Ir Elektrotechnika 76 (4):3-8. https://eejournal.ktu.lt/index.php/elt/article/view/10705.