Benisevičiūtė, R. 2006. “Specific Features of Faults of Combinational CMOS Circuits”. Elektronika Ir Elektrotechnika 70 (6):83-86. https://eejournal.ktu.lt/index.php/elt/article/view/10698.