Syrevitch, Y., and D. Zinchenko. 2007. “Verifiable Template Development for HDL- Descriptions”. Elektronika Ir Elektrotechnika 75 (3):53-56. https://eejournal.ktu.lt/index.php/elt/article/view/10471.