Abraitis, V., and E. Bareiša. 2005. “The Fault Model of Programmable Logic Block”. Elektronika Ir Elektrotechnika 62 (6):48-52. https://eejournal.ktu.lt/index.php/elt/article/view/10454.