Beniseviciute, R., A. Lipnickas, G. Sadauskas, and G. Vaitkevicius. 1998. “Strategy of CMOS IC Layout Topology Design and Verification”. Elektronika Ir Elektrotechnika 14 (1). https://eejournal.ktu.lt/index.php/elt/article/view/15947.