“Nonlinear Parasitic Capacitance Modelling of High Voltage Power MOSFETs in Partial SOI Process”. 2016. Elektronika Ir Elektrotechnika 22 (3): 37-43. https://doi.org/10.5755/j01.eie.22.3.15312.