Marcinkevičius, A. J., V. Jasonis, and D. Poviliauskas. 2007. “Signal Simulation in Folding and Interpolating Integrated ADC”. Elektronika Ir Elektrotechnika 77 (5): 29-32. https://doi.org/10.5755/j02.eie.10733.