Benisevičiūtė, R. 2006. “Specific Features of Faults of Combinational CMOS Circuits”. Elektronika Ir Elektrotechnika 70 (6): 83-86. https://doi.org/10.5755/j02.eie.10698.