“The Fault Model of Programmable Logic Block”. 2005. Elektronika Ir Elektrotechnika 62 (6): 48-52. https://eejournal.ktu.lt/index.php/elt/article/view/10454.