Abraitis, V., and E. Bareiša. 2005. “The Fault Model of Programmable Logic Block”. Elektronika Ir Elektrotechnika 62 (6): 48-52. https://doi.org/10.5755/j02.eie.10454.