“Verifiable Template Development for HDL- Descriptions”. 2007. Elektronika Ir Elektrotechnika 75 (3): 53-56. https://eejournal.ktu.lt/index.php/elt/article/view/10471.