Eidukas, D. 2010. “Modeling of Level of Defects in Electronics Systems”. Elektronika Ir Elektrotechnika 99 (3): 13-16. https://doi.org/10.5755/j02.eie.9896.