Bareiša, E., P. Bieliauskas, V. Jusas, A. Targamadzė, L. Motiejūnas, and R. Šeinauskas. 2010. “Factor of Randomness in Functional Delay Fault Test Generation for Full Scan Circuits”. Elektronika Ir Elektrotechnika 105 (9): 39-42. https://doi.org/10.5755/j02.eie.9165.