“Power System Topology Verification With Use of Reduced Unbalance Indices”. 2014. Elektronika Ir Elektrotechnika 20 (9): 9-12. https://doi.org/10.5755/j01.eee.20.9.8708.