“On Delay Test Generation for Non-Scan Sequential Circuits at Functional Level”. 2011. Elektronika Ir Elektrotechnika 109 (3): 67-70. https://doi.org/10.5755/j01.eee.109.3.173.