JASONIS, V.; POVILIAUSKAS, D.; MARCINKEVIČIUS, A. Simulation of the Integrated Signal Folding Circuit with P–Spice. Elektronika ir Elektrotechnika, v. 73, n. 1, p. 37–40, 3 Jan.2007.