TEMICH, S.; GOLONEK, T.; GRZECHCA, D. Design an Identification Function to Reduce the Computational Resources on the Testing Process of an Analog Electronic Circuit. Elektronika ir Elektrotechnika, v. 25, n. 3, p. 25–33, 25 Jun.2019.