ANDRIUKAITIS, D.; ANILIONIS, R. Etching Process Simulation in MOS Nanoscale Structures. Elektronika ir Elektrotechnika, v. 69, n. 5, p. 5–8, 20 May2006.