SYREVITCH, Y.; ZINCHENKO, D. Verifiable Template Development for HDL- Descriptions. Elektronika ir Elektrotechnika, v. 75, n. 3, p. 53–56, 19 Mar.2007.