Bareiša, E., Bieliauskas, P., Jusas, V., Targamadzė, A., Motiejūnas, L., & Šeinauskas, R. (2010). Factor of Randomness in Functional Delay Fault Test Generation for Full Scan Circuits. Elektronika Ir Elektrotechnika, 105(9), 39-42. Retrieved from https://eejournal.ktu.lt/index.php/elt/article/view/9165