Petrovic, N., Pjevalica, N., Pjevalica, V., & Teslic, N. (2017). Linearization Approach for Symmetric Hysteresis Loop Modelling and Core Loss Prediction. Elektronika Ir Elektrotechnika, 23(4), 9-17. https://doi.org/10.5755/j01.eie.23.4.18716