Syrevitch, Y., & Zinchenko, D. (2007). Verifiable Template Development for HDL- Descriptions. Elektronika Ir Elektrotechnika, 75(3), 53-56. Retrieved from https://eejournal.ktu.lt/index.php/elt/article/view/10471