Jasonis, V., Poviliauskas, D., & Marcinkevičius, A. (2007). Simulation of the Integrated Signal Folding Circuit with P–Spice. Elektronika Ir Elektrotechnika, 73(1), 37-40. Retrieved from https://eejournal.ktu.lt/index.php/elt/article/view/10327