Marcinkevičius, A. J., Jasonis, V., & Poviliauskas, D. (2007). Signal Simulation in Folding and Interpolating Integrated ADC. Elektronika Ir Elektrotechnika, 77(5), 29-32. Retrieved from https://eejournal.ktu.lt/index.php/elt/article/view/10733