Keršys, T., Anilionis, R., & Eidukas, D. (2007). Simulation of Stress Distribution in the Silicon Substrate. Elektronika Ir Elektrotechnika, 76(4), 3-8. Retrieved from https://eejournal.ktu.lt/index.php/elt/article/view/10705