Andriukaitis, D., & Anilionis, R. (2006). Etching Process Simulation in MOS Nanoscale Structures. Elektronika Ir Elektrotechnika, 69(5), 5-8. Retrieved from https://eejournal.ktu.lt/index.php/elt/article/view/10665