Abraitis, V., & Bareiša, E. (2005). The Fault Model of Programmable Logic Block. Elektronika Ir Elektrotechnika, 62(6), 48-52. Retrieved from https://eejournal.ktu.lt/index.php/elt/article/view/10454