Zeltins, M., & Slaidins, I. (2005). Bipolar Junction Transistor 1/f Noise Simulation and Parameter Extraction Technique. Elektronika Ir Elektrotechnika, 60(4), 74-80. Retrieved from https://eejournal.ktu.lt/index.php/elt/article/view/10429