Beniseviciute, R., Lipnickas, A., Sadauskas, G., & Vaitkevicius, G. (1998). Strategy of CMOS IC Layout Topology Design and Verification. Elektronika Ir Elektrotechnika, 14(1). Retrieved from https://eejournal.ktu.lt/index.php/elt/article/view/15947