Sledevic, T., & Navakauskas, D. (2016). FPGA Implementation of Range Addressable Activation Function for Lattice-Ladder Neuron.
Elektronika Ir Elektrotechnika
,
22
(2), 92-95. https://doi.org/10.5755/j01.eie.22.2.14598