Keršys, T., Anilionis, R., & Eidukas, D. (2007). Simulation of Stress Distribution in the Silicon Substrate. Elektronika Ir Elektrotechnika, 76(4), 3-8. https://doi.org/10.5755/j02.eie.10705