Andriukaitis, D., & Anilionis, R. (2006). Etching Process Simulation in MOS Nanoscale Structures. Elektronika Ir Elektrotechnika, 69(5), 5-8. https://doi.org/10.5755/j02.eie.10665