Etching Process Simulation in MOS Nanoscale Structures. (2006). Elektronika Ir Elektrotechnika, 69(5), 5-8. https://eejournal.ktu.lt/index.php/elt/article/view/10665