Zeltins, M., & Slaidins, I. (2005). Bipolar Junction Transistor 1/f Noise Simulation and Parameter Extraction Technique. Elektronika Ir Elektrotechnika, 60(4), 74-80. https://doi.org/10.5755/j02.eie.10429