Syrevitch, Y., & Zinchenko, D. (2007). Verifiable Template Development for HDL- Descriptions. Elektronika Ir Elektrotechnika, 75(3), 53-56. https://doi.org/10.5755/j02.eie.10471