Jasonis, V., Poviliauskas, D., & Marcinkevičius, A. (2007). Simulation of the Integrated Signal Folding Circuit with P–Spice. Elektronika Ir Elektrotechnika, 73(1), 37-40. https://doi.org/10.5755/j02.eie.10327