Kašauskas, V., Anilionis, R., & Eidukas, D. (2010). Simulation of the MOS Transistors Structures Channel Technological Problems. Elektronika Ir Elektrotechnika, 106(10), 139-142. https://doi.org/10.5755/j02.eie.9144