Sizing Analog Integrated Circuits by Current-Branches-Bias Assignments with Heuristics. (2013). Elektronika Ir Elektrotechnika, 19(10), 81-86. https://doi.org/10.5755/j01.eee.19.10.2464