Bareiša E, Jusas V, Motiejūnas K, Šeinauskas R. Testing of FPGA Logic Cells. ELEKTRON ELEKTROTECH. 2004;56(7). Accessed January 22, 2026. https://eejournal.ktu.lt/index.php/elt/article/view/10847