1.
Marcinkevičius AJ, Jasonis V, Poviliauskas D. Signal Simulation in Folding and Interpolating Integrated ADC. ELEKTRON ELEKTROTECH. 2007;77(5):29-32. doi:10.5755/j02.eie.10733