1.
Marcinkevičius AJ, Jasonis V, Poviliauskas D. Signal Simulation in Folding and Interpolating Integrated ADC. ELEKTRON ELEKTROTECH. 2007;77(5):29-32. Accessed February 8, 2026. https://eejournal.ktu.lt/index.php/elt/article/view/10733