1.
Keršys T, Anilionis R, Eidukas D. Simulation of Stress Distribution in the Silicon Substrate. ELEKTRON ELEKTROTECH. 2007;76(4):3-8. doi:10.5755/j02.eie.10705