1.
Andriukaitis D, Anilionis R. Etching Process Simulation in MOS Nanoscale Structures. ELEKTRON ELEKTROTECH. 2006;69(5):5-8. Accessed January 23, 2026. https://eejournal.ktu.lt/index.php/elt/article/view/10665