1.
Syrevitch Y, Zinchenko D. Verifiable Template Development for HDL- Descriptions. ELEKTRON ELEKTROTECH. 2007;75(3):53-56. Accessed January 23, 2026. https://eejournal.ktu.lt/index.php/elt/article/view/10471