1.
Benisevičiūtė R. The Aspects of Non-standard CMOS Integrated Circuits Layout Design. ELEKTRON ELEKTROTECH. 2005;58(2). doi:10.5755/j02.eie.10344