1.
Jasonis V, Poviliauskas D, Marcinkevičius A. Simulation of the Integrated Signal Folding Circuit with P–Spice. ELEKTRON ELEKTROTECH. 2007;73(1):37-40. doi:10.5755/j02.eie.10327