Jasonis V, Poviliauskas D, Marcinkevičius A. Simulation of the Integrated Signal Folding Circuit with P–Spice. ELEKTRON ELEKTROTECH. 2007;73(1):37-40. Accessed February 8, 2026. https://eejournal.ktu.lt/index.php/elt/article/view/10327