1.
FPGA based Packet Splitter Implementation Using Mixed Design Flow. ELEKTRON ELEKTROTECH. 2008;88(8):15-18. Accessed December 5, 2025. https://eejournal.ktu.lt/index.php/elt/article/view/11225