1.
Shinde SA, Shelake VG, Kamat RK. FPGA based Packet Splitter Implementation Using Mixed Design Flow. ELEKTRON ELEKTROTECH. 2008;88(8):15-18. doi:10.5755/j02.eie.11225