Bareiša E, Bieliauskas P, Jusas V, Targamadzė A, Motiejūnas L, Šeinauskas R. Factor of Randomness in Functional Delay Fault Test Generation for Full Scan Circuits. ELEKTRON ELEKTROTECH. 2010;105(9):39-42. Accessed January 22, 2026. https://eejournal.ktu.lt/index.php/elt/article/view/9165