1.
Factor of Randomness in Functional Delay Fault Test Generation for Full Scan Circuits. ELEKTRON ELEKTROTECH. 2010;105(9):39-42. Accessed December 5, 2025. https://eejournal.ktu.lt/index.php/elt/article/view/9165